

**ABSTRACT OF THE DISCLOSURE**

A memory device with an improved passivation structure. The memory device includes a semiconductor substrate with  
5 memory units thereon, an interconnect structure over the surface of the semiconductor substrate to connect with the memory units, and a passivation structure over the surface of the interconnect structure. The passivation structure comprises a dielectric layer over the surface of the interconnect structure and a silicon-oxy-nitride (SiO<sub>x</sub>N<sub>y</sub>)  
10 layer over the surface of the dielectric layer.